Showing posts with label open hardware. Show all posts
Showing posts with label open hardware. Show all posts

Friday, September 14, 2018

USB HUB 4 ports

I have done this project about 5 years ago.You can use this hub inside of your design.It is small ,sample and usable.
The main chip is FE1.1 and other parts are so sample .
If you need this design you can send an email : rosseta.com@gmail.com


General description:
USB 2.0 HIGH SPEED 4-PORT HUB CONTROLLER
The FE1.1 is a highly integrated, high quality,
high performance, low power consumption, yet low cost solution for USB 2.0 4-Port Hub.
It adopts Multiple Transaction Translator (MTT) architecture to explore the maximum possible
throughput. Six, instead of two, non-periodic transaction buffers are used to minimize potential
traffic jamming. The whole design is based on state-machine-control to reduce the response
delay time; no micro controller is used in this chip.
To guarantee high quality, the whole chip is covered by Test Scan Chain – include even the
high speed (480MHz) modules, so that all the logic components could be fully tested before
shipping. Special Build-In-Self-Test mode is designed to exercise all high, full, and low speed
analog components on the packaging and testing stage as well.
Low power consumption is achieved by using 0.18μm technology and comprehensive
power/clock control mechanism. Most part of the chip will not be clocked unless needed.

Thursday, September 13, 2018

SIP SERVER

#############################################################################
###########                                                                                                              ###########
###########                              Hardware Source Files for SALE                           ###########
###########                                                                                                              ###########
#############################################################################


My next design is a Sip server HARDWARE .
Please wait 2-3 days more .I will finish my design.
If you would like to make this small and functional sip server you can write an email  : rosseta.com@gmail.com
This design contains Shematic,PCB,LOM,Boot loader ,Firmware and software tools for firmware upload.


RTL8305SC Switch Board


Recently, I have made a 4-port lan switch using RTL8305SC-VD-LF.You can add internal lan switch to your own design. This project contains schematic , PCB and LOM . The format is Altium designer.
If you need this design for your project write me an email : rosseta.com@gmail.com



General Description:
The RTL8305SC is a 5-port Fast Ethernet switch controller that integrates memory, five MACs, and five physical layer transceivers for 10Base-T and 100Base-TX operation into a single chip. All ports support 100Base-FX, which shares pins (TX+-/RX+-) with UTP ports and needs no SD+/- pins, a development using Realtek proprietary technology. To compensate for the lack of auto-negotiation in 100Base-FX applications, the RTL8305SC can be forced into 100Base-FX half or full duplex mode, and can enable or disable flow control in fiber mode.
The five ports are separated into three groups (GroupX/GroupY/Port4) for flexible port configuration
using strapping pins upon reset. The SetGroup pin is used to select port members in GroupX and GroupY.
When the port members have been determined, you may use a mode selection pin
(GxMode/Gymode/P4Mode[1:0]) to select operating interfaces such as 10/100Base-TX, 100Base-FX.
Each group has four pins for selecting initial port status upon reset (ANEG/Force, 100/10, Full/Half,
Enable/Disable Flow Control). Upon reset, in addition to using strapping pins, a CPU can also configure the RTL8305SC via the MDC/MDIO interface.
The fifth port (port 4) supports an external MAC and an external PHY interface. The external MAC
interface can be set to PHY mode MII, PHY mode SNI, or MAC mode MII to work with a routing
engine, HomePNA, or VDSL transceiver. The external PHY interface can be set to PHY mode MII in the digital interface, and UTP or fiber in the differential interface. In order to accomplish diagnostics in complex network systems, the RTL8305SC also provides a loopback feature in each port for a variable CPU system.
The RTL8305SC contains a 1K-entry address lookup table and supports a 16-entry CAM to avoid hash collisions and to maintain forwarding performance. The 1K-entry table provides read/write access from the SMI interface, and each of the entries can be configured as a static entry. A static entry indicates that this entry is controlled by the external management processor and automatic aging and learning of the entry will not take place. The RTL8305SC supports IEEE 802.3x full-duplex flow control and backpressure
half-duplex flow control. A broadcast storm filtering function is provided to filter unusual
broadcast storm issues, and an intelligent switch engine prevents Head-Of -Line blocking problems.